

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/042,031	01/08/2002	Timothy W. Budell	END920010074US1	4220
5409	7590 03/29/2004		EXAMINER	
ARLEN L. OLSEN SCHMEISER, OLSEN & WATTS 3 LEAR JET LANE			NORRIS, JEREMY C	
			ART UNIT	PAPER NUMBER
SUITE 201			2827	
LATHAM, NY 12110			DATE MAILED: 03/29/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)
	10/042,031	BUDELL ET AL.
Office Action Summary	Examiner	Art Unit
	Jeremy C. Norris	2827
The MAILING DATE of this communication Period for Reply	appears on the cover sheet with the	correspondence address
A SHORTENED STATUTORY PERIOD FOR RE THE MAILING DATE OF THIS COMMUNICATIO - Extensions of time may be available under the provisions of 37 CF after SIX (6) MONTHS from the mailing date of this communication - If the period for reply specified above is less than thirty (30) days, a - If NO period for reply is specified above, the maximum statutory pe - Failure to reply within the set or extended period for reply will, by s' Any reply received by the Office later than three months after the n earned patent term adjustment. See 37 CFR 1.704(b).	DN. R 1.136(a). In no event, however, may a reply be to	imely filed ays will be considered timely. In the mailing date of this communication. ED (35 U.S.C. § 133).
Status		
1) Responsive to communication(s) filed on 0	08 January 2002.	
2a) This action is FINAL . 2b) ⊠	This action is non-final.	
3) Since this application is in condition for allocation closed in accordance with the practice und	,	
Disposition of Claims		
4) ⊠ Claim(s) 1-20 is/are pending in the applicated 4a) Of the above claim(s) is/are with 5) □ Claim(s) is/are allowed. 6) ⊠ Claim(s) 1,2,4,7-12,14 and 17-20 is/are rej 7) ⊠ Claim(s) 3,5,6,13,15 and 16 is/are objected 8) □ Claim(s) are subject to restriction are	drawn from consideration. ected. d to.	
Application Papers		
9) The specification is objected to by the Exam 10) The drawing(s) filed on <u>08 January 2002</u> is/ Applicant may not request that any objection to Replacement drawing sheet(s) including the col 11) The oath or declaration is objected to by the	/are: a)⊠ accepted or b)⊡ objecte the drawing(s) be held in abeyance. So rrection is required if the drawing(s) is o	ee 37 CFR 1.85(a). bjected to. See 37 CFR 1.121(d).
Priority under 35 U.S.C. § 119		
12) Acknowledgment is made of a claim for fore a) All b) Some * c) None of: 1. Certified copies of the priority docum 2. Certified copies of the priority docum 3. Copies of the certified copies of the paplication from the International Bu * See the attached detailed Office action for a	nents have been received. nents have been received in Applica priority documents have been receiv reau (PCT Rule 17.2(a)).	tion No ved in this National Stage
Attachment(s)		
 Notice of References Cited (PTO-892) Notice of Draftsperson's Patent Drawing Review (PTO-948) Information Disclosure Statement(s) (PTO-1449 or PTO/SE Paper No(s)/Mail Date 2. 		

DETAILED ACTION

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 2, 4, 7-12, 14, and 17-20 are rejected under 35 U.S.C. 102(b) as being anticipated by US 5,479,138 (hereafter Kuroda).

Kuroda discloses, referring to figures 1A & 1B, an electrical structure, comprising: a dielectric substrate (14) having a metal signal line (S1) therein; and a first metal voltage plane (G2) laminated to a first surface of the dielectric substrate, wherein the first metal voltage plane includes an opening, wherein an image of a first portion of the metal signal line projects across the opening (Gop) in the first metal voltage plane, and wherein a first electrically conductive strip across the opening in the first metal voltage plane includes the image of the first portion [claims 1, 11, 20], wherein the first electrically conductive strip is linear across the opening in the first metal voltage plane [claims 2, 12], wherein the first electrically conductive strip is linear across the opening in the first metal voltage plane [claims 4, 14], wherein a signal current is flowing through the metal signal line, wherein a return current is flowing through the first electrically conductive strip, wherein the signal current is an alternating current, and wherein the return current includes a portion of the signal current (see col. 1, lines 45-55) [claims 7, 17], wherein the electrical structure comprises an electrical apparatus selected from the group

Art Unit: 2827

consisting of a chip carrier and a printed circuit board, and wherein the electrical apparatus includes the dielectric substrate and the metal voltage plane (see col. 2, lines 35-50) [claim 8], further comprising: a second metal voltage plane (G1) laminated to a second surface of the dielectric substrate, 3 wherein the second metal voltage plane includes an opening (Gop), wherein an image of a second portion of the metal signal line projects across the opening in the second metal voltage plane, and wherein a second electrically conductive strip across the opening in the second metal voltage plane includes the image of the second portion [claim 9, 18], wherein a signal current is flowing through the metal signal line, wherein a first return current is flowing through the first electrically conductive strip, wherein a second return current is flowing through the second electrically conductive strip, wherein the signal current is an alternating current, wherein the first return current includes a first portion of the signal current, and wherein the second return current includes a second portion of the signal current (see col. 1, lines 45-55) [claims 10, 19].

Allowable Subject Matter

Claims 3, 5, 6, 13, 15, and 16 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

The following is a statement of reasons for the indication of allowable subject matter: Claims 3 and 13 state the limitation "wherein the first electrically conductive strip is not integral with the first metal voltage plane". This limitation, in conjunction with the other claimed limitations was neither found to be disclosed in, nor suggested by the

Art Unit: 2827

prior art. Claims 5 and 15 state the limitation "wherein the first electrically conductive strip is nonlinear across the opening in the first metal voltage plane". This limitation, in conjunction with the other claimed limitations was neither found to be disclosed in, nor suggested by the prior art. Claims 6 and 16 state the limitation "wherein the opening in the first metal voltage plane has a vent area of no less than about 0.1 square millimeters". This limitation, in conjunction with the other claimed limitations was neither found to be disclosed in, nor suggested by the prior art.

Conclusion

The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. The following documents disclose printed circuit boards with voltage planes having openings:

US 5,519,176 Goodman et al.,

US 6,184,477 Tanahashi,

US 6,184,478 Imano et al..

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Jeremy C. Norris whose telephone number is 571-272-1932. The examiner can normally be reached on Monday - Friday, 9:30 am - 5:30 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamand Cuneo can be reached on 571-272-1957. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 10/042,031

Art Unit: 2827

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

JCSN

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2800

Page 5